Honeywell's Docket No. H0002908 DIV (4960) actitioner's Docket No. 100665.0044US2

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

re application of: Jesse PEDIGO

Group No.:

1732

Application No.:

10/026,337

Examiner:

Not Yet Assigned

Filed:

**December 20,2001** 

For:

**Scavenging Method** 

Box DD

**Assistant Commissioner for Patents** 

Washington, D.C. 20231

TRANSMITTAL OF INFORMATION DISCLOSURE STATEMENT WITHIN THREE MONTHS OF FILING OR BEFORE MAILING OF FIRST OFFICE ACTION (37 C.F.R. 1.97(b))

## IDENTIFICATION OF TIME OF FILING THE ACCOMPANYING INFORMATION DISCLOSURE STATEMENT

The information disclosure statement submitted herewith is being filed within three months of the filing date of the application or date of entry into the national stage of an international application or before the mailing date of a first Office action on the merits, whichever event occurs last. 37 C.F.R. 1.97(b).

Respectfully submitted,

Date: March 27, 2002

By:

David J. Zoetewey

Reg. No. 45,258


Attorneys for Applicant Rutan & Tucker, LLP 611 Anton Blvd., 14th Floor Costa Mesa, CA 92835

Tel: (714) 641-5100 Fax: (714) 546-9035

CERTIFICATE OF MAILING (37 C.F.R. 1.8(a))

I hereby certify that, on the date shown below, this correspondence is being deposited with the United States Postal Service with sufficient postage as First Class Mail, in an envelope addressed to the Assistant Commissioner for Patents, Washington, D.C.

Date: March 27, 2002



# IN THE UNITED STATE PATENT AND TRADEMARK OFFICE WASHINGTON, D.C. 20231

In re application of: Jesse PEDIGO

Group: 1732

Serial No: 10/026,337

Examiner: Not Yet Assigned

Filed:

December 20, 2001

For:

**Scavenging Method** 

#### INFORMATION DISCLOSURE STATEMENT

Box DD Assistant Commissioner of Patents Washington, D.C. 20231

Sir:

In accordance with the duty of disclosure imposed by 37 C.F.R. § 1.56 to inform the United States Patent and Trademark Office of all references coming to the attention of the Applicant(s) or attorneys or agents for Applicant(s) which are or may be material to the examination of the subject application, attorneys for the Applicant(s) hereby invite the Examiner's attention to the references listed in the accompanying PTO Form 1449 entitled "List of References Cited".

This submission is understood to complement the results of the Examiner's own independent search. The submission of this Disclosure Statement should not be construed as a representation that a search was made, or that the cited items are inclusive of all relevant and material citations that may be available publicly.

#### Honeywell's Docket No. H0002908 DIV (4960) Practitioner's Docket No. 100665.0044US2

Applicant(s) respectfully request that the Examiner review the foregoing references, as set forth in the Form PTO-1449, and that they be made of record in the file history of the above-captioned application.

Respectfully submitted,

Rutan & Tucker, LLP

Dated: March 27, 2002

David-J. Zoetewey

Reg. No. 45,258

Attorneys for Applicant(s) 611 Anton Blvd., 14<sup>th</sup> Floor Costa Mesa, CA 92626

Tel: 714-641-5100 Fax: 714-546-9035

#### ATTY, DOCKET NO. SERIAL NO. 100665.0044US2 10026,337 LIST OF REFERENCES CITED BY APPLICANT APPLICANT (Use several sheets if necessary) P E Jesse Pedigo FILING DATE GROUP APR 0 2 2002 12/20/01 1732 WA TRADE

### U.S. PATENT DOCUMENTS

'EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIAT
	3,601,523	08/24/71	Through Hole Connectors	174	68.5	06/19/70
	4,106,187	08/15/78	Curved Rigid Printed Circuit Boards	29	625	01/16/76
	4,283,243	08/11/81	Use of Photosensitive Stratum to Create Through- Hole Connections in Circuit Boards	156	237	03/20/80
	4,360,570	11/23/82	Use of Photosensitive Stratum to Create Through- Hole Connections in Circuit Boards	428	596	06/15/81
	4,622,239	11/11/86	Method and Apparatus for Dispensing Viscous  Materials	427	96	02/18/86
	4,700,474	10/20/87	Apparatus and Method for Temporarily Sealing Holes in Printed Circuit Boards	29	846	11/26/86
	4,777,721	10/18/88	Apparatus and Method for Temporarily Sealing Holes in Printed Circuit Boards Utilizing a Thermodeformable Material	29	846	10/15/87
	4,783,247	11/8/88	Method and Manufacture for Electrically Insulating Base Material Used in Plated-Through Printed Circuit Panels	204	181.1	05/15/86
!	4,884,337	12/05/89	Method for Temporarily Sealing Holes in Printed Circuit Boards Utilizing a Thermodeformable Material	29	846	10/15/87
	4,964,948	10/23/90	Printed Circuit Board Through Hole Technique	156	659	11/13/89
	4,995,941	02/26/91	Method of Manufacture Interconnect Device	156	630	05/15/89
	5,053,921	10/01/91	Multilayer Interconnect Device and Method of Manufacture Thereof	361	386	10/23/90
	5,058,265	10/22/91	Method for Packaging a Board of Electronic Components	29	852	09/10/90
	5,145,691	09/08/92	Apparatus for Packing Filler into Through-Holes or the Like in a Printed Circuit Board	425	110	03/22/91
	5,220,723	06/22/93	Process for Preparing Multi-Layer Printed Wiring Board	29	830	11/04/91
	5,274,916	01/04/94	Method of Manufacturing Ceramic Multilayer Electronic Component	29	848	12/17/92
	5,451,721	09/19/95	Multilayer Printed Circuit Board and Method for Fabricating Same	174	261	09/24/91
	5,456,004	10/10/95	Anisotropic Interconnect Methodology for Cost Effective Manufacture of High Density Printed Circuit Boards	29	852	01/04/94
	5,471,091	11/28/95	Techniques for Via Formation and Filling	257	752	08/26/91

O E	5,532,516	07/02/96	Techniques for Via Formation and Filling	257	752	03/28	3/95
. 0 5 MW.	5,540,779	07/30/96	Apparatus for Manufacture of Multi-Layer Ceramic Interconnect Structures	118	692	03/0	1/95
,,	5,578,151	11/26/96	Manufacture of A Multi-Layer Interconnect Structure	156	64	03/0	1/9
WA TRACES	5,591,353	01/07/97	Reduction of Surface Copper Thickness on Surface Mount Printed Wire Boards with Copper Plated Through Holes by the Chemical Planarization Method	216	18	08/18	3/94
	5,610,103	03/11/97	Ultrasonic Wave Assisted Contact Hole Filling	437	225	12/12	2/9
	5,637,834	06/10/97	Multilayer Circuit Substrate and Method for Forming Same	174	264	02/0	3/9
	5,662,987	09/02/97	Multilayer Printed Wiring Board and Method of Making Same	428	209	02/0	1/96
	5,699,613	12/23/97	Fine Dimension Stacked Vias for a Multiple Layer Circuit Board Structure	29	852	09/2	5/9
	5,744,285	04/28/98	Composition and Process for Filling Vias	430	318	07/18	3/96
	5,753,976==	-05/19/98	Multi-Layer Circuit Having a Via Matrix Interlayer Connection	257	774	06/14	1/90
	5,761,803	06/09/98	Method of Forming Plugs in Vias of A Circuit Board by Utilizing a Porous Membrane	29	852	06/26	3/96
	5,766,670,	06/16/98	Via Fill Compositions for Direct Attach of Devices and Methods for Applying Same	427	8		
	5,822,856	10/20/98	Manufacturing Circuit Boards Assemblies Having Filled Vias	29	832		
	5,824,155	10/20/98	Method and Apparatus for Dispensing Viscous Material	118	410 11/08/		3/9
FOREIGN P	ATENT DOCUMENTS	· · · · · · · · · · · · · · · · · · ·			,	•	
	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	5UBCLASS	TRANSLATION	
OTHER REF	ERENCES (Including Author, Ti	itle, Date, Pertinen	t Pages, Etc.)	<u> </u>	<u> </u>	<u> </u>	<u></u>
							_
						<del></del>	
					<u>-</u>		_
EXAMINER			DATE CONSIDERED				_
			l				

PEMP-37851.1

			ATTY, DOCKET NO.		SERIAL NO.				
			100665.0044US2		10/026,337	د ، 7	,		
LIST OF RE	FERENCES CITED BY A	PPLICANT	APPLICANY						
(Use severat	sheets Enecessary)		Jesse Pedigo						
<b>/</b> 0	1, - 2		FILING DATE		GROUP				
APR 0 2 2002			12/20/01	12/20/01 1732					
12		, <u></u>							
U.S. PATENT	MGCBMENTS						,		
*EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILIN IF APPR	IG DATE ROPRIATE		
	5,906,042	05/25/99	Method and Structure to Interconnect Traces of Two Conductive Layers in a Printed Circuit Board	29	852	10/04	1/95		
	5,925,414	07/20/99	Nozzle and Method for Extruding Conductive Paste into High Aspect Ratio Openings	427	282	07/20	)/99		
	5,994,779	11/30/99	Semiconductor Fabrication Employing a Spacer Metallization Technique	257	773	05/02	2/97		
53.00 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	6,000,129	12/14/99	Process for Manufacturing a Circuit with Filled Holes	29	852	03/12	2/98		
	6,009,620	01/04/00	Method of Making a Printed Circuit-Board Having Filled Holes	29	852 ===	07/15	5/98 = -		
	6,079,100	06/27/00	Method of Making a Printed Circuit Board Having Filled Holes and Fill Member for Use Therewith	29	852	05/12	2/98		
	6,090,474	07/18/00	Flowable Compositions and Use in Filling Vias and Plated Through-Holes	428	209	07/18	3/00		
	6,106,891	08/22/00	Via Fill Compositions for Direct Attach of Devices and Method for Applying Same	427	97	12/18	3/98		
	6,138,350	10/31/00	Process for Manufacturing a Circuit Board with Filled Holes	29	852	02/25	5/98		
	6,153,508	11/28/00	Multi-Layer Circuit Having a Via Matrix Interlayer Connection and Method for Fabricating the Same	438	622	02/19	9/98		
	6,276,055	08/21/01	Method and Apparatus for Forming Plugs in Vias of a Circuit Board Layer	29	852	09/24	1/98		
	6,281,448	08/28/01	Printed Circuit Board and Electronic Components	174	260	08/10	)/99		
	6,282,782	09/04/01	Forming Plugs in Vias of Circuit Board Layers and Subassemblies	29	852	09/02	2/99		
			A						
							•		
			APRO PORT						
FOREIGN PA	TENT DOCUMENTS		10 7 2002 NO						
	DOCUMENT NUMBER	DATE	1 Dusary	CLASS	SUBCLASS	TRANSLA YES	NO		
	EP 0 194 247 A2	·							
	EP 0 713 358 A2								

P = C	EP 0 723 388 A1 √					۲,	
NR 02 700	GB 2 120 017 A グ	·			-		<u></u>
6	GB 2 341 347 A						
TENT & TALL	GB 2 246 912 A U						
	JP 04239193 υ						
	JP 05275819 🗸 .						
	JP-53-10487						
	JP 54-139065 €						
	녀달62-277794						
	JP 62-287696 υ						
C 1 100 100 100 100 100 100 100 100 100	JP 03004595 V						
	JP 04186792 :V		- *				. <u>.</u> .
	JP 07176871						
	JP 08172265						
	JP 08191184						
	JP 09321399 1						
	JP 09083135						
	JP 10065339	PEC.					
	JP 10256687	APROS 2002					
	JP 11054909 ./	C 7 2002	, 0				
	JP 1173696	1700					
	JP 1236694 N						
	JP 58011172						
	FR 2 684 836						
	FR 2 714 567						
	WO 86/06243						
OTHER REFEREN	ICES (Including Author, Title, Date, Pert	linent Pages, Etc.)	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·			
	Via Etching Process, February 1972		·······				

- 01-1	Multilayer Printed Circuit Board Con	nnections, April 1996	•1
PATENT & TRACE	Process for Forming Copper Clad V	/ias, August 1989	
EXAMINER		DATE CONSIDERED	

RECEIVED
TO 1700